

# Implementation of Binary FFT Using Cordic Algorithm

R.Merlin Princy  
 PG Scholar, PSNACET, Dindigul, Tamilnadu, India.

S.Arun Kumar  
 Assistant Professor, PSNACET, Dindigul, Tamilnadu, India.

**Abstract – The Fast Fourier transform (FFT) is one of the most significant algorithms in Digital Signal Processing. It is habituated to compute the Discrete Fourier Transform (DFT) efficiently. In order to enhance the high performance and real-time requirements of modern applications. This paper offer a new type of hardware architecture is called Binary FFT using specific rotation. The suggested architecture is based on the radix-2 FFT algorithm only half of the samples at each must be rotated. CORDIC algorithm habituated to reckon sine and cosine functions and a prototypical computer implementation. This algorithm is used to reckon rotation factor to deduce a figuring cost and area. Develop the binary version of FFT, in order to deduce processing overhead. This architecture has been coded in Verilog and simulated by using Xilinx software.**

**Index Terms – Commutator, Coordinate Rotation Digital Computer (CORDIC), Rotator, Processing element (PE).**

## 1. INTRODUCTION

The Fast Fourier transform (FFT) is one of the most momentous algorithms in Digital Signal Processing. It is habituated to compute the Discrete Fourier Transform (DFT) efficaciously. In order to enhance the performance and real-time modern applications. The designers were tried to execute the efficacious architectures for the computation of the FFT. The pipelined architectures are widely evolved, because it furnish high throughput, low latency, low area and power consumption. It is suitable for some application such as Animation, Graphics, Image processing. There are two types of pipelined FFT. Serial pipelined & Parallel pipelined. Serial FFT, it enforce single instruction per clock cycle and Parallel FFT, it enforce several instruction per clock cycle. The FFT architectures are depicted by their loops, i.e., Feedforward or Feedback. In Feedback architectures, some outputs of the butterflies are fed back to the memories. It can be divided into Single path Delay Feedback (SDF) [2], which process a continuous flow of one sample per clock cycle, and Multipath Delay Feedback (MDF) [3], which process several samples in parallel. The feedforward architectures also known as Multi-path Delay Commutator (MDC), it does not have feedback loops and each stage proceed the processed data to the next stage. The butterfly stages are habituated to get the output [1]. The hardware tools are reduced, hence the gate

levels are optimized [5]. It habituates minimum amount of butterflies and memory by the use of rotator. The iterated values are stored in memory element [13]. It is a trade-off among butterflies, rotators and memory. These architectures can also process several samples in parallel. In prevalent real-time employment, high interpretation requirements appear in anonymous applications such as Orthogonal Frequency Division Multiplexing (OFDM) and Ultra Wide Band (UWB).

## 2. RELATED WORKS

FFT is a way to evaluate Discrete Fourier transform result as more quickly. Fourier analysis is conversion of signal from time domain to frequency domain. It reduce the complexity of evaluating the DFT from  $O(n^2)$  to  $O(n \log n)$ . The Cooley-tukey is a conquer algorithm that recursively breakdown a DFT. The N-point DFT of an input sequence  $x[n]$  is defined as,

$$X(k) = \sum_{n=0}^{N-1} x[n] W_N^{kn} \quad (1)$$

$$W_N^{kn} = e^{-j2\pi kn/N} \quad (2)$$

$n = 0, 1, 2, 3, \dots, N-1$




Figure 1.1 8 Point DIF FFT



4. PROPOSED METHOD

It stands for (Co-ordinate Rotation Digital Computer) also known as Volder’s algorithm. It converges one bit per iteration. Pseudo multiplication and pseudo division is used, when there is no hardware is available. It requires only addition, subtraction, bit-shift and table look up. Sometimes it is referred as Digital Resolver. The rotation-mode CORDIC algorithm is to rotate a vector  $[U_x, U_y]$  through an angle to be given by,

$$(U_x)_{i+1} = (U_x)_i - \sigma_i (U_y)_i \cdot 2^{-i} \tag{6}$$

$$(U_y)_{i+1} = (U_y)_i + \sigma_i (U_x)_i \cdot 2^{-i} \tag{7}$$

$$\phi_{i+1} = \phi_i - \sigma_i \tan^{-1}(2^{-i}) \tag{8}$$




Figure 3.1 CORDIC Cell

It operates at two modes: Rotation mode and Vectoring mode. In fixed rotation, it could be already executed and the sign-bits corresponding to  $\phi_i$  might be stored in a sign-bit register (SBR) in the CORDIC circuit [9]. The CORDIC circuit is not necessary to evaluate the remaining angle during the CORDIC iterations. The CORDIC circuit for fixed rotations corresponding to X and Y are fed as set/reset inputs to the twin input registers, and the successive feedback values  $X_i$  and  $Y_i$  at the iteration are fed in parallel to the input registers. The angle values are calculated using the CORDIC cell for the required iteration. The angle values are fed to the rotator through a binary factor for binary information. The data are processed, and the output is received in  $R_{out}$  for the real value and  $I_{out}$  for the imaginary value. The conventional circuit uses a pair of input registers with the initial values and as well as the feedback values through a pair of multiplexers.

5. EXPERIMENTAL RESULT

The suggested fault compensation circuit with fixed width multiplier is simulated using Xilinx ISE 12.1 and implemented on a Spartan-6 FPGA processor. During the execution, the parameters are taken from the synthesis report. The input is purely based on 0's and 1's. The experimental results are shown in the table.

Table 1. Experimental result

s.no	Parameter	Existing	Proposed
1	SLICE	9	6
2	LUT	16	7
3	IOB	18	14

6. PERFORMANCE ANALYSIS

The interpretation of the suggested equatorial fault compensation with the subsisting scheme fixed width RPR are analyzed based on the area and fault compensation which was given below. The optimistic values are enforced better than the subsisting system. The proposed algorithm reduces area, power, look up table values and input output blocks.

7. SIMULATION RESULT

The simulation results are obtained from the Xilinx software. The coding is developed for the implementation of CORDIC, implementation of FFT, and implementation of CORDIC with FFT. The synthesized reports are compared to the previous method.




Figure 6.1 Output of CORDIC Algorithm




Figure 6.2 Output of FFT

fftj0	000000	000000
fftj1	000001	000001
fftj2	000010	000010
fftj3	000011	000011
fftj4	000100	000100
fftj5	000101	000101
fftj6	000110	000110
fftj7	000111	000111
fftj8	0	0
fftj9	1	1
fftj10	2	2
fftj11	3	3
fftj12	4	4
fftj13	5	5
fftj14	6	6
fftj15	7	7
fftj16	4	4
fftj17	4	4
fftj18	-4	-4
fftj19	8	8
fftj20	-4	-4
fftj21	6	6
fftj22	-4	-4
fftj23	10	10
fftj24	-4	-4

Figure 6.3 Output of FFT with CORDIC Algorithm

## 8. CONCLUSION

This paper has presented the Binary FFT architecture. It is the first FFT used to compute the value of output sequencs using CORDIC algorithm.It creates a data management that allows for using the theoretical minimum amount of hardware resources for a Binary FFT. Compared to previous designs, the presented Binary FFT reduces either the number of rotator, or the number of adders or the memory of the design. A solution for natural I/O has also been presented, which offers comparable results to previous natural I/O FFTs. The experimental results obtained to verify the architecture, leading to small area and low power consumption.

## REFERENCES

- [1] "Design of Multipath Delay Commutator Architecture Based FFT Processor for 4<sup>th</sup> Generation System", A.Amjadha, E.Konguvel, J.Raja, International Journal of Computer Applications ,Volume 89 - No 12 , March 2014.
- [2] "Hardware Implementation of DIT FFT", U.Akshata, I.Hameem Shanavas, D.Gopika,MIT International Journal of Electronics and Communication Engineering , Vol. 3, No. 1, Jan. 2013.
- [3] "Area Efficient Pipelined Radix-2<sup>k</sup> Feedforward FFT Using Booth Multiplier", Jampa Shravani, K.Siva Nagi Reddy, International Journal of VLSI System ISSN 2322-0929,Vol.02,October-2014.
- [4] "Optimum Circuits for Bit Reversal", Mario Garrido,Jesus Grajal,Oscar Gustafsson, IEEE Transaction on circuits and system II. Vol. 58, NO.10, Oct 2011.
- [5] "Power and Optimization for Pipelined CORDIC Architecture in VLSI", G.Sandhya, Syed Inthiyaz, Dr. Fazal Noor Basha, International Journal of Engineering Research and Applications Vol. 2, May-Jun 2012, page.1588- 1595.

- [6] "Modified Scaling Free CORDIC based Pipeline MDC FFT&IFFT for Radix 2<sup>2</sup> Algorithm", C.Paramasivam, K.B.Jeyanthi, IEEE Transaction on VLSI,May 2013.
- [7] "Efficient CORDIC Algorithms and Architectures for Low Area and High Throughput Implementation", Leena Vachhani, K. Sridharan,Pramod K. Meher, IEEE Transactions on Computers, 57(8):1148–1152, 2008.
- [8] "A Hybrid-Radix Approach for Efficient Implementation of Unfolded CORDIC Architectures for FPGA Platforms", Burhan Khurshid, Roohie Naz Mir, Animesh Kumar, Shatish Kumar, International Conference on Signal Processing and Integrated Networks,2014.
- [9] "CORDIC Design for Fixed Angle Rotation", Pramod Kumar Meher, Sang Yoon Park , IEEE Transactions on Very Large Scale Integration Systems, VOL. 21, NO. 2, February 2013.
- [10] "An Efficient implementation of rotational radix-4 CORDIC based FFT processor", A.Yasodhai, A.V.Ramprasad, Intelligent Computational Systems (RAICS), 2013 IEEE Recent Advances, February 2014.
- [11] "FPGA implementation of Radix-2 FFT processor based on Radix-4 CORDIC" , [E.Joseph](#) , [A.Rajagopal](#) , [K.Karibasappa](#), [International Conference](#) December 2012.